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ABSTRACT 
 
Yao, Bella. M.S.Egr., Department of Electrical Engineering, Wright State University, 
2013. Selective Free-Standing Through-Wafer Porous Silicon Membrane (SFTPSM) for 
Integrated Meta-material Devices. 
 
Meta-materials have attracted considerable attention due to their unique 
electromagnetic properties, such as negative permittivity ( ), negative magnetic 
permeability ( ), and negative index of refraction. These devices have shown broad 
flexibility in compact phase shifter, backward leaky-wave antenna, and high-directivity 
coupled-line coupler applications; however, integrated devices utilizing meta-material 
structures have not yet surfaced due to a lack of integration technology. 
In this work, a novel concept of integrated meta-materials is presented, using free-
standing porous silicon (PS) membranes of periodic magnetic wire arrays (PMWA). The 
free-standing PS membranes were fabricated on p-type silicon substrates through 
electrochemical anodization. Systematic investigations have been carried out to form 
free-standing PS membranes, to achieve large aspect ratio PS and selective anodization, 
and to circumvent corner/edge enhanced anodization. For the first time, free standing 
large area 400µm² SFTPSMs with an average 1.88   diameter through 375 µm substrate 
were successfully demonstrated. Success of this work paves the way for realizing 
integration of meta-materials. In addition, the SFTPSMs can find immediate applications 
in high efficient micro-lithium batteries for its high lithium storage capacity. 
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Chapter 1 Introduction 
 According to the International Technology Roadmap for Semiconductor (ITRS) 
reports, silicon based technology will face to a big challenge in the next ten years due to 
limitations on scaling electronic size while maintaining and improving the performance 
[1]. In order to keep refining silicon technology in semiconductor industry, new materials 
and innovations are required.  
  Meta-materials, artificial materials that are engineered to have unique 
electromagnetic (EM) properties, may provide an alternative for miniaturization of 
electronics in silicon-based technologies. 
1.1 Introduction of magnetic meta-materials 
Electric permittivity ( ) and magnetic permeability ( ) are the two fundamental 
parameters characterizing the EM property of a medium [2]. Permittivity describes the 
ability of a material to polarize in response to an electrical field; likewise, permeability 
describes how easily a material can be magnetized by a magnetic field [3]. Figure 1.1 
presents various types of materials based on electric permittivity and magnetic 
permeability.  Quadrant I, with both positive permittivity and permeability, consists of 
most dielectric materials. Metals belonging to Quadrant II have negative permittivity and 
positive permeability. Ferroelectric materials and doped semiconductors can exhibit 
negative permittivity when its operating frequency is below the plasma frequency [3]. 
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Quadrant IV is comprised of ferrite materials with positive permittivity and negative 
permeability [3]. Quadrant III is the region of focus in this work. There exists no known 
material in nature having simultaneously negative permittivity and permeability; 
however, researchers have found that such materials can be obtained through periodic, 
physical arrangement of certain structures, dubbed meta-materials. 
 
Figure 1.1: Material categories base on                                                                                  
electric permittivity ( ) and magnetic permeability ( ) [3] 
In 1967, Victor Veselago produced theoretical work discussing particular media, 
characterized by having simultaneously negative permeability and permittivity [4]. 
According to Veselago’s theory, materials simultaneously having these two features 
would reverse many commonly held theories; for example, this phenomenon would 
reverse Snell’s Law, creating backwards waves. This spurred the growth of ideas such as 
a flat lens requiring no optical axis, meta-material antennas with backward pointing 
beams, and transmission lines with extreme impedance values, among more alterations in 
propagation concepts [5, 6, 7, 8].  
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In the past decades, meta-materials have shown broad applications in hybrid 
planar-type radio frequency (RF) components, such as compact phase shifters, antenna 
feed networks, backward leaky-wave antennas, and high-directivity coupled-line couplers 
[5, 9]; however, on-chip meta-material based RF devices are still under investigation due 
to the lack of integration of meta-materials into main stream silicon technology.  
1.2 Principle of magnetic meta-materials 
1.2.1 Negative permittivity  
 Most highly conductive materials, such as metals and ferromagnetics, have 
asimilar response to electromagnetic radiation due to electron gas plasma resonance [10, 
11]. Ideally, the effective dielectric constant of metals can be expressed in Equation 1.1 
and 1.2, where    is the plasma frequency, which can define when the metal becomes 
transparent, n is the electron density,   is the electron mass,    is the permittivity in free 
space, and e is the electron charge. 
       
  
 
  
                                                                    
  
  
   
    
                                                                         
As shown in Equation 1.1, the dielectric constant becomes negative when frequency 
operates below the plasma frequency.  
In 1996, John Pendry discovered that thin, sequentially-repeating wire structures 
exhibited a wide range of permittivity values, both negative and positive [12]. Figure 1.2 
shows the three-dimensional (3D) arrays of continuous thin wire structure. Micron 
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diameter wires were chosen in order to reduce the interaction of radiation between wires; 
moreover, such thin wires also allow radiation to penetrate deep into the 3D structure 
[13]. According to Pendry, the radius of the thin wire (r) and the distance between two 
wires (a) are the critical parameters for determining the plasma frequency. In Equation 
1.3,    is the speed of light in vacuum. The relationship in the equation indicates that any 
change in either the radius of the wire or the distance between the wires will result in a 
change in the plasma frequency; thus it determines when the device will be transparent. 
    
  
    
 
       ⁄  
                                                                         
In Pendry’s experiment, 20µm diameter gold plated tungsten wires were used and 
placed with 5mm of spacing between them. Under this configuration, the plasma 
frequency occurred at approximately 9GHz, and negative permittivity was observed 
below the plasma frequency. This discovery opened new possibilities for gigahertz 
devices. 
 
Figure 1.2: 3D arrays of continuous thin wire structure for negative permittivity [13] 
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1.2.2 Negative magnetic permeability 
Having formed negative permittivity devices, John Pendry et al. continued 
experiments of altering electromagnetic properties; focus was placed on an idea to exhibit 
an effective magnetic permeability from non-magnetic materials. In 1999, negative 
values for effective magnetic permeability were demonstrated by using a split ring 
resonator (SRR) structure [14].     
The SRR is one of the original designs for strong artificial magnetism [14].  As 
shown in Figure 1.3, each SRR consists of two concentric split rings with the opening 
opposite from each other. When current is introduced, inductance is formed from the 
current travelling through the orbital metal and the capacitance results from the build-up 
of charge across the gap. Magnetic flux from the source causes the current in each SRR 
cell to form a magnetic moment. The magnetic moment responds to an applied external 
magnetic field. The SRR structure can also be thought as a simple LC circuit with the 
resonant frequency given by Equation 1.4, where L is the inductance and C is the 
capacitance of the structure. 
 
Figure 1.3: Split ring resonator structure [3] 
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According to Pendry et al., under the condition that the unit cell dimension of 
SRR structure is much smaller than the wavelength of radiation, the effective relative 
magnetic permeability of a SRR array can be expressed by Equation 1.5, 1.6, 1.7, and 1.8 
[14], where F is the filling ratio of the SRR,   is the damping term,   is the conductivity 
of the metal,    is the permeability in free space, and r, s, c, and d are the physical 
dimension which defined in Figure 1.3.    
            
   
     
     
                                                            
  
   
  
                                                                            
   √
    
    
                                                                               
  
 
    
                                                                            
As a result, the effective magnetic permeability of SRR structures is affected by 
the physical dimension r, s, c, and d. Below the resonant frequency, the SRR behaves as 
an inductor and the effective magnetic permeability is a positive value; then, as the 
frequency increases above the resonant frequency, the SRR behaves as a capacitor with a 
negative effective relative magnetic permeability value. As SSRs are able to provide 
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negative permeability, a periodic array of these devices, connected by metal wires, lead to 
a negative index of refraction. 
1.2.3 Negative index of refraction 
Index of refraction (n) is a dimensionless number that describes how light or 
radiation propagates through the medium [15]. It can be given by Equation 1.9.  
   √                                                                          
Most materials have a positive refraction index. When a material has 
simultaneously negative permittivity and permeability, the negative root of the index of 
refraction equation must be chosen [12]. Based on that and previous experiments 
conducted by Pendry, Smith et al. exhibited a negative index of refraction between 10.2 
to 10.8 GHz by using SRR arrays plus wires structure as shown in Figure 1.4 [12].  
 
Figure 1.4: Negative index of refraction material by Smith et al. [12] 
Yet as shown in Figure 1.4, these devices, although ideal as a meta-material, have 
no integration into silicon technology; therefore, porous silicon membranes are 
investigated as to whether their periodic holes can have the same effect as a meta-
material.  
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1.3 Negative permeability and negative permittivity of periodic magnetic wire 
arrays (PMWA) 
As discussed in section 1.2.1 ferromagnetic material, such as NiFe, Fe, and FeCo, 
provides a negative permittivity as long as the operating frequency is below the plasma 
frequency  . In light of this, researchers have conducted experiments trying to exhibit 
negative permeability by using ferromagnetic materials. In 2007, Spiegel [16] 
demonstrated a negative permeability, using periodic magnetic wire array (PMWA) 
structures as shown in Figure 1.5. D is the diameter of the nano-pores and    is the height 
of the substrate; both of the dimensions are much smaller than the radiation wavelength. 
According to Pendry, as long as the microstructure of a meta-material is much 
smaller than the radiation wavelength, the incident radiation cannot distinguish the 
distance between the meta-material and a homogeneous structure [14]; therefore, the 
PMWA structure used in Spiegel’s work is considered as a homogeneous structure.  
 
Figure 1.5: Microstrip on ferromagnetic nanowires substrate [16] 
The PMWA was made of a porous insulating polycarbonate membrane with 
cobalt (Co) deposited within the pores. The nano-dimensional pores were grown 
randomly in the substrate. Through their experiments, negative effective permeability 
was observed and measured, based on various pore densities and the height of the 
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ferromagnetic nanowire as shown in Figure 1.6.  With the nanowire height at 60% of the 
substrate height, a 2 GHz bandwidth of negative effective permeability was obtained with 
35% porosity and 3.5 GHz for 40% porosity. The height of the nanowire also affects the 
bandwidth of the negative effective permeability, such that a higher nanowire height 
results in wider bandwidth.  
 
                                        (a)                                                                  (b) 
Figure 1.6: Effective permeability with various pore density and nanowire height [16] 
(a) Vary in porosity: black (10%), pink (25%), red (40%) 
(b) Vary in the height of the nanowire: grey (20%), green (40%), red (60%), pink (80%) 
The plasma frequency for a 100nm to 100   diameter wire is usually between 
     to      Hz, which exceeds the RF frequency, thus, the maximum frequency of 
doubly negative PMWA meta-material is limited by the magnetic permeability.  
In Spiegel’s experiment results, only a 3.5 GHz bandwidth was obtained for the 
negative permeability.  Such a narrow bandwidth limits its application for many RF 
devices. In order to increase the bandwidth, a higher pore density and greater height of 
magnetic wire arrays are required. Due to the limitation of fabricating polycarbonate 
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membrane, the density of the nano-pores cannot be higher than 40%, and the nanowire 
height cannot exceed 80% of the substrate height, therefore, an alternative method is 
needed.  
1.4 Free-standing through-wafer porous silicon membrane for negative permittivity 
and negative permeability 
Since the pores density and magnetic wire height are the two vital parameters that 
result in a wider bandwidth of negative permeability, as shown in Figure 1.6, a free-
standing through-wafer silicon porous membrane by using electrochemical anodization is 
proposed and demonstrated in this work. The method can achieve up to 70% pore density 
and magnetic wire array height equal to the silicon substrate height. Following the pore 
generation with NiFe electroplating, the PMWA will result a much wider bandwidth for 
simultaneously negative permeability and negative permittivity. 
As described in section 1.2.1 and 1.2.2, the physical dimensions of the meta-
material structure, such as diameter and space between the pores, plays an important role 
on determining the plasma frequency. PMWA fabricated through the anodization method 
has the flexibility to control the diameter of the pores and pores wall by external voltage 
supply. A higher voltage induces a higher current density into the anodization process, 
which results in increased diameter of the pores and thinner pore wall.  
Successful fabrication of selective free-standing through-wafer silicon porous 
membrane is a milestone of integrated meta-materials. The integrated meta-materials can 
be used for many on-chip RF devices, such as nearly perfect inductors, capacitors, 
absorbers, and phase shifters. 
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1.5 Summary 
Meta-materials, artificial composite structures with unique material properties, are 
attractive to researchers from physics, material science, engineering, and chemistry 
backgrounds, due to the potential devices that can spawn from them. In the past decades, 
meta-materials have broad application in low loss transmission lines, compact phase 
shifters, and backward leaky-wave antennas. However, integrated meta-material-based 
devices are not successful yet due to a lack of integration in silicon technology. 
A novel concept of integrated meta-materials is presented in this work by using 
free-standing porous silicon (PS) membranes of periodic magnetic wire arrays (PMWA). 
Details of free-standing PS membranes fabrication, localized anodization, through-wafer 
PS membrane approaches, and experimental results have been discussed in this thesis. 
Chapter 1 consists of the introduction and principles of the meta-materials, motivation for 
research, and objective of this work. Theories about forming PS membrane by 
anodization method are discussed in Chapter 2. Experimental fabricating SFTPSMs and 
results are presented in Chapter 3. Lastly, a summary of the thesis work and future work 
are discussed in Chapter 4.   
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Chapter 2 Anodization of Porous Silicon (PS) 
In 1956, PS was accidentally discovered by Uhlir while he was attempting to 
electropolish silicon wafers in a HF solution [17]. He found that silicon did not dissolve 
uniformly, yet formed small holes with the introduction of a certain current. Since this 
discovery was not valuable for his research work at that time, the curious results were 
only recorded in a Bell lab’s technical note. However, in the past decades, PS has gained 
substantial attention due to its excellent mechanical and thermal properties, large surface 
area to volume ratio, dynamically controllable feature sizes, and cheap fabrication 
process [18]. These unique characteristics provide PS great potential for practical 
applications in optoelectronics, microelectronics, sensors and actuators, chemical sensors, 
and biological applications [19, 20, 21, 22].  
There are two primary methods for fabricating porous silicon: anodization and 
chemical stain etching. Anodization is a process in which PS is formed by use of 
electrochemical etching of silicon in a HF-based electrolyte. Anodization is the most 
popular method to fabricate PS membranes, resulting in homogeneous porosity [23]. On 
the other hand, chemical stain etching involves immersing the silicon wafers in a 
combination of HF, nitric acid, and water solution for 3-15 minutes without a current 
present. The PS formed by stain etching method is usually inhomogeneous in both 
porosity and thickness; therefore, the process is rarely used in practical applications [24]. 
In this thesis work, the anodization method was adopted and discussed in detail.  
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Three categories of PS are defined by International Union of Pure and Applied 
Chemistry (IUPAC) as shown in Table 2.1 [25]. PS variants are created through different 
combinations of HF based etching solutions, HF concentrations, and types of the silicon 
substrates. The discussion of this thesis work revolves around macropore structures. 
 
Table 2.1: PS categories 
2.1 Principle of PS formation 
 In the anodization process, a constant electrical current is maintained throughout 
the entire procedure between silicon anode and platinum cathode as shows in Figure 2.1. 
As long as current density is below the electropolishing current (    , PS can result (more 
details are discussed in section 2.2). The surface of the silicon wafer and the counter 
electrode are exposed to a HF-based solution to form a closed-loop circuit. Equations 2.1 
and 2.2 present how PS is chemically formed.  
                                                                            
              
                                                             
 Chemical reaction step one, shown in Equation 2.1, indicates that two positive 
charged holes (   ) are needed in order to remove one silicon atom (Si) from the surface 
of the silicon wafer in the HF based solution. The two positive charged holes can be 
14 
 
supplied constantly by the external voltage source. Through this chemical reaction, 
the      formation indicates that the surface of the silicon substrate has been oxidized.    
is also produced during the anodization, which diffuses into air. Subsequently, the 
oxidized silicon (    ) is prepared to react in the second step of the chemical reaction 
with the HF solution. According to Equation 2.2,     
   and    are formed during this 
process.      
   is dissolved in the wafer, resulting in the successful etching of the silicon 
substrate [18]. 
 
Figure 2.1: Schematic diagram of PS anodization circuit [27]            
 A silicon dissolution mechanism is shown in Figure 2.2. Lehmann proposed the 
dissolution mechanism of silicon electrodes in HF solution in 1991[26]. He assumed that 
the surface of silicon is saturated by hydrogen to prevent attack by fluoride ions in the HF 
solution. Step 1 as displayed in Figure 2.2 shows that silicon substrate won’t have any 
change in the HF solution when no current is introduced. However, the current induced 
by the positive terminal at the backside of the silicon substrate creates a hole, moving to 
the surface of the silicon. This hole dislodges an electron from a silicon atom at the 
surface, weakening the Si-H bonds. The weakened bond is then replaced by the stronger 
15 
 
Si-F bond with the introduction of the F ions. After this initial displacement, continual 
current will result in the Si-F bonds shown in Steps 4-5 [26, 27]. 
 
Figure 2.2: Dissolution mechanism of silicon in HF solution [27] 
2.2 Anodization current-voltage (i-V) characteristic 
 The i-V relationship presented by the Schottky diode model of the 
semiconductor/electrolyte interface plays a fundamental role in electrochemical 
characterization, being regarded as basic knowledge to essentially understand PS 
formation [28].  Figure 2.3 shows the typical i-V curve for n-type and p-type silicon in 
HF solution. Both n-type and p-type are very stable under cathodic polarization, while 
dissolution of silicon solely occurs under anodic polarization. For p-type silicon, a 
forward-biased Schottky is formed where the i-V curve increases exponentially. On the 
other hand, the n-type silicon, it forms reverse-biased Schottky. The typical i-V curve is 
only observed under illumination due to hole supply requirement [28]. The first peak of 
the typical i-V curve is the electropolishing current (   ). PS can be formed as long as 
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current is below    . On the other hand, current greater than     results in 
electropolishing.  
 
Figure 2.3: Characteristic i-V curves for n-type and p-type silicon in HF solution 
Solid line: dark response (no illumination); Dash line: response with illumination 
Current density(J) <     : PS formation; Current density(J) >    : Electropolishing [28] 
2.3 PS formation in n-type silicon 
 Due to the fact that n-type silicon substrates lack sufficient holes, a backside 
illumination is required during anodization process in order to generate a flux of holes 
17 
 
[35]. Figure 2.4 shows a schematic drawing of an anodization setup to form PS in n-type 
silicon substrates. The holes generated by illumination diffuse through the backside of the 
silicon wafer and locate primarily at the edge of pores tips. Holes preferably gather at the 
tip of the pores as holes have difficulty penetrating between pores when the distance 
between pores is equal and greater than double width of the surface charge region (SCR). 
As a result, dissolution of silicon preferentially occurs at the pore tips [29].  
 
Figure 2.4: Anodization setup for n-type Si [29, 30] 
 This preference promotes uniform PS formation in an n-type silicon substrate that 
can achieve extremely large aspect ratios. Figure 2.5 shows the resulting PS membrane 
that the Halle group in Germany obtained through back side illumination in an n-type 
silicon substrate. The specific PS membrane was used for photonic crystals applications 
[31]. 
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Figure 2.5: PS membrane formation in n-type silicon with back side illumination [29] 
2.4 PS formation in p-type silicon 
 In contrast to PS formation in n-type silicon, PS formation in p-type silicon 
substrates eliminates the backside illumination as the majority of carriers in p-type silicon 
are holes; no illumination makes anodization process much simpler. Propst and Kohl 
discovered a PS formation in p-type silicon in 1994 [32]. A combination of HF and 
organic solution, such as acetonitrile, dimethylformamide (DMF), and propylene 
carbonate, was used in the anodization process. The main reason to use organic solvent is 
to reduce the amount of water from the electrolytes [29]. A strong oxidizing electrolyte 
combining with sufficient holes can lead to electropolishing of silicon. Reducing the 
amount of water in the electrolytes decreases the electrolyte’s oxidization, thus PS can be 
formed. 
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 As organic electrolytes have a large resistance, the critical current density peak in 
the i-V curve cannot be observed [33]. Figure 2.6 shows SEM images of free standing PS 
membrane fabricated in p-type silicon.  
 
   (a) Top view                                           (b) Cross section view 
  Figure 2.6: SEM images of PS membrane fabricated in p-type silicon with HF+DMF 
2.5 Experiment set-up 
2.5.1 Silicon wafer 
 The first step to fabricate integrated metamaterial devices is to get free standing 
through pores; therefore, 100    double-side polished (DSP) silicon wafer was chosen 
for this work. The wafer was 3” boron-doped p-type, (100) oriented with 1-20Ω per cm² 
resistivity. To create sufficient contact with the electrode, a layer of 0.5    gold (Au) 
plus 20nm titanium (Ti) was evaporated on the back side of the wafers. 
2.5.2 Electrochemical etching solution 
 49% Hydrofluoric acid (HF) and N,N-Dimethylformamide (DMF) were chosen as 
the electrochemical etching solution for the anodization. According to Sun [34], different 
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concentrations of HF and DMF can result in various pore diameter and density, wall 
width, and etching rate. Table 2.2 presents the common four types of HF and DMF 
combinations.  
 
Table 2.2: Various concentration of HF and DMF for the anodization 
 Among the electrolytes given in Table 2.2, 4M HF provides the fastest etching 
rate, high pore density, big pore diameter, and small wall width. These macropore 
characteristics fit perfectly for the application in this work, thus, the 4M HF was chosen 
as the electrochemical etching solution for the anodization. 
2.5.3 Design of sample holder 
 Two sets of sample holders were design in order to simplify the experimental set-
up and reduce the anodization hazard. The sample holders are made of highly acidic-
resistant Teflon; therefore, they won’t dissolve in the HF plus DMF solution.  
 The sample holders are designed in a “T” shape in order to adhere to the 
rectangular container as show in Figure 2.7 (a). Two piece (one “T” shape and one 
rectangular shape) sample holder are required for the silicon wafer. As shown in Figure 
2.7 (b), the silicon wafer is pressed in between the two sample holders by plastic screws. 
Only the 0.5cm diameter circle region was exposed to electrolyte. Three sides of the 
sample holder are sealed by electric tape before anodization. Since platinum cannot 
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dissolve in HF plus DMF solution, the platinum foil is simply attached to the sample 
holder by electric tape for the cathode as shown in Figure 2.7 (c).  
 
(a) 
 
(b) Silicon anode                            (c) Platinum cathode 
Figure 2.7: Teflon sample holders 
2.5.4 Experimental set-up 
 The anodization is conducted in a cleanroom environment at the room 
temperature as shown in Figure 2.8 (a). A Teflon beaker, containing HF plus DMF 
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electrolyte, was placed inside of the rectangular container in order to stabilize the sample 
holders. The silicon wafer is connected to the positive electrode as the anode, and the 
platinum foil is connected to the negative electrode as the cathode. A multimeter was 
connected in series in the circuit in order to be able to read the current density during the 
anodization. A stirring machine was used to promote homogenous PS formation. 
 
(a) Experiment set-up for the anodization 
 
(b) Schematic drawing of the anodization set-up inside of the beaker 
Figure 2.8: Experiment set-up for the anodization 
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2.6 Examples of PS membrane 
 Four testing anodization processes were conducted according to the experiment 
set-up that was described in Section 2.5.4.  In order to measure the thickness and 
diameter of the PS membrane, a Scanning Electron Microscope (SEM) was used based 
on its ability to measure minute structures as well as its availability in the clean room. 
Table 2.3 presents the anodization results, and Figure 2.9 shows the SEM images of PS 
membrane.  
As found from the experiment, the thickness of the PS membrane, diameter of the 
pores, and the space between two pores all depend on the current density and etching 
time. A higher current density results in bigger pore diameter and thinner pore walls. A 
long etching time results in a thicker PS membrane.   
 
Table 2.3: PS formation with various current densities and etching time 
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  (a) Top view                                             (b) Cross section view 
 
    (c) 125   thick PS membrance           (d) Pore diameter range from 1.2    to 1.74    
           Figure 2.9: SEM images of PS membrane 
2.7 Summary 
In this chapter, the basic principles of forming PS membranes through anodization 
methods were introduced.  PS can be obtained on both n-type and p-type silicon 
substrates. HF and ethanol can be used to form PS on n-type silicon with an illumination 
while a combination of HF and DMF can be used for p-type PS formation.  A detailed 
experiment set-up for this work has been discussed in this chapter using p-type substrates. 
Anodization experiments have been presented successfully, and the results indicate that a 
higher current density and longer etching time can result a thicker PS membrane on p-
type silicon.  
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Chapter 3 Formation of Selective Free-Standing Through-Wafer PS Membrane 
(SFTPSM) 
3.1 Selective anodization 
HF acid is highly corrosive, which dissolves a multitude of materials such as 
oxides, metals, and glass.  DMF is a colorless organic compound that is miscible with 
most organic materials. According to Xida Sun [34], a combination of the above-
mentioned solutions is used for the anodization to form PS membrane. These PS 
membranes then will be used in an electroplating process to grow nickel iron inside of the 
pores in order to result a double negative integrated meta-material. The meta-material 
will be eventually used in integrated devices fabrication. To avoid any influence between 
device and non-device regions, the meta-material will be only placed in the device 
regions; therefore, the anodization must occur in selective regions on silicon substrate. A 
mask layer is needed to achieve this task, and the materials of the mask layer must meet 
below specifications: 
1) To be chemical resistive to the anodization electrolyte 
2) To have strong adhesion with the silicon substrate 
3) To be non-conductive 
4) To be removable 
Based on the specifications, different types of mask materials were investigated in 
this work, such as photoresists (PR), silicon nitride (      , and silicon dioxide (    ).
26 
 
3.1.1 Photoresist (PR) 
PR is the most common mask material in microfabrication; thus, it was the first 
choice to be examined in this research work. Four types of PR were tested in the HF plus 
DMF solution, with the results shown in Table 3.1.  
 
Table 3.1: PR Tested Results in HF+DMF Solution 
Among all the photoresist varieties, SU8-2005 is the only PR which could survive 
in the electrolyte for more than three hours.  A detailed procedure for integrating SU8-
2005 PR as a mask to achieve local anodization is described in Table 3.2.  
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No. Process description 
 Wafer preparing 
1 Evaporate 100   Ti and 2000   Au on the back side of the silicon wafer 
2 Load spin process: 30 seconds spin at 4000rpm, ramp 200  
3 Flood wafer with SU8-2005 photoresist 
4 Run the spin process 
5 Clean sides/backside with Nano EBR 
6 3 minutes 65  hot plate bake 
7 3 minutes 110  hot plate bake 
8 Expose SU8-2005 with mask (6 seconds exposure on MA6 Mask Aligner) 
9 Post expose bake 3 minutes 65  hot plate bake 
10 Post expose bake 3 minutes 110  hot plate bake 
11 2 minutes develop with SU8 developer and rinse with IPA 
12 Inspect PR with microscope to ensure features are fully opened 
13 Post develop bake 3 minutes 65  hot plate bake 
14 Post develop bake 3 minutes 110  hot plate bake 
15 Post develop bake 3 minutes 200  hot plate bake 
16    plasma ash for 2 minutes  
 Anodization 
17 Assemble wafer on the sample holder  
18 Complete wiring the circuit with the power supply 
19 
Turn on the power supply, adjust voltage in order to get 40mA to show on a 
multimeter 
20 Leave it for 30 minutes 
21 Selective anodization result is shown in Figure 3.1 
 
Table 3.2: Selective anodization procedures by using SU8- 2005 as a mask 
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        (a) PR dislocated                   (b) PR wrinkled                       (c) PR bubbled 
                    Figure 3.1: Selective anodization result with SU- 2005 mask 
After a 30 minute anodization, the sample wafer was rinsed with DI water for 
approximately 5 minutes. Figure 3.1 indicates that SU-2005 PR was dislocated, wrinkled, 
and formed bubble looking patterns on a few regions. The 15   diameter, yellowish 
circles shown in Figure 3.1(a) are regions exposed to HF plus DMF solution. Through 
annodization, the selective regions were expected to form a PS membrane; however, 
SU8- 2005 PR had some unexpectedly reactions with the electrolyte during the 
anodization process, thus no PS was formed in that area. The same anodization process 
was repeated several times with different sizes of patterns. The experimentation proved 
that very few spots on the sample wafers formed PS; moreover, with small sizes of 
pattern elements, SU8 PR bubbled as showed in Figure 3.1(c). 
Upon further investigation into SU8 PR, V.V.Starko et al. [36] described a similar 
procedure for SU8 PR as a mask layer to form PS membrane in HF plus DMF solution. 
In their work, they post-develop baked the wafer at 105  for 1-8 hours before the 
anodization procedure. This additional heating stage results in a higher level of 
polymerization of the SU8 PR [36].  
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A couple sample wafers were prepared through step 1 to 16 according to Table 
3.2, and then baked in a furnace at 105  for 8 hours. Subsequently, a 20 minutes 
anodization was conducted. The anodization result is shown in Figure 3.2.  As shown in 
the SEM image, PS membrane was produced, but an under-mask etching was found and 
the SU8 PR was stripped away from the silicon substrate. 
The reason to cause the under-mask etching is a weak adhesion between SU8 PR 
and silicon substrate. To improve the adhesion, a thin layer of silicon nitride can be added 
between SU8 PR and silicon substrate. 
 
Figure 3.2: SEM cross section view of PS membrane with SU8 PR mask                                  
(post-developed baked 8 hours) 
3.1.2 Silicon nitride (       plus SU8 
Among non-conducting mask materials, silicon nitride is also a popular material 
for a mask layer due to its strong adhesion with silicon substrates as well as ease of 
growth, patterning, and removal. Table 3.3 briefs a procedure to use silicon nitride plus 
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SU8 as a mask to prepare sample wafers for localized PS anodization; the results are 
given in Figure 3.3. 
No. Process description 
 Wafer preparing 
1 PECVD 200nm silicon nitride on the front side of wafer 
2 Evaporate 100   Ti and 2000   Au on the back side of silicon wafer 
3 Load spin process: 30 seconds spin at 4000rpm, ramp 200  
4 Flood wafer with SU8-2005 photoresist 
5 Run the spin process 
6 Clean sides/backside with Nano EBR 
7 3 minutes 65  hot plate bake 
8 3 minutes 110  hot plate bake 
9 Expose SU8-2005 with mask (6 seconds exposure on MA6 Mask Aligner) 
10 Post expose bake 3 minutes 65  hot plate bake 
11 Post expose bake 3 minutes 110  hot plate bake 
12 2 minutes develop with SU8 developer and rinse with IPA 
13 Inspect PR with microscope to ensure features are fully opened 
14 Post develop bake 3 minutes 65  hot plate bake 
15 Post develop bake 3 minutes 110  hot plate bake 
16 Post develop bake 3 minutes 200  hot plate bake 
17    plasma ash for 2 minutes  
18 
2 minutes RIE to etch off 200nm silicon nitride through recipe# SiSF602 at 
WPAFB AFRL clean room 
19 8 hours 105  furnace bake 
 Anodization 
20 Assemble wafer on the sample holder  
21 Complete wiring the circuit with power supply 
22 Turn on the power supply, adjust voltage to 14V to get 25mA show on multimeter 
23 Leave it for 20 minutes 
24 Selective anodization result is shown in Figure 3.3 
 
Table 3.3: Selective anodization procedures by using       plus SU8 as a mask 
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             (a) Under-mask etching                                         (b) SU8 bent            
    Figure 3.3: SEM cross section view of PS membrane with       plus SU8 as a mask 
The experimental result shown in Figure 3.3 indicates that the interface between 
silicon nitride and the silicon substrate lacks necessary adhesion, consequently allowing 
the solution to penetrate beneath the mask during anodization. To resolve the issue, a 
Rapid Thermal Anneal (RTA) process was utilized. In the RTA process, hydrogen is lost 
gradually as the temperature increases. The loss of hydrogen results in an increasing SiN 
concentration; accordingly, a stronger SiN bond is formed on the interface between 
silicon nitride and silicon substrate [37].  
A 10 minutes RTA process at 950  was conducted on three 200nm thick silicon 
nitride wafers. As a result, significant pin holes were detected following the RTA 
process, invalidating the wafers for further processing due to the high percentage of pin 
holes. Images of the silicon nitride pin holes after RTA process is shown in Figure 3.4. 
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            (a) Image under microscope 
                (b) SEM image                                (c) SEM image zoom in 
                  Figure 3.4: Silicon nitride pin holes after RTA process 
Silicon nitride without subjection to the RTA process cannot provide necessary 
adhesion with silicon substrate. This results in significantly under-mask etching, as found 
in the experiment.  The adhesion between silicon nitride and silicon substrate after the 
RTA process cannot be further investigated due to the vast amount of pin holes that 
formed with the RTA process. Consequently, more investigation is needed on 
determining a suitable mask material. 
3.1.3 Silicon dioxide (      plus 3012 PR 
HF plus DMF is a very aggressive combination, affecting almost all non-
conductive mask materials, especially when a current is introduced to the solution. In 
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order to obtain selective through-wafer PS membrane for fabricating integrated devices, 
silicon dioxide was examined as it is another common masking agent for silicon, which is 
easily producible. 
No. Process description 
 Wafer preparing 
1 PECVD 2µm silicon dioxide on the front side of wafer 
2 Evaporate 100   Ti and 2000   Au on the back side of 100µm thick silicon wafer 
3 Coat 3012PR (spin 30 seconds at 4000rpm, ramp 200) 
4 1 minute 95  hot plate bake 
5 Expose 3012PR with mask (4 seconds exposure on MA6 Mask Aligner) 
6 Post expose bake 1 minute 95  hot plate bake 
7 Develop 3012PR 30 seconds with 351:DI (5:1) and rinse with DI water 
8 Inspect photoresist to make sure features are fully opened 
9    plasma ash 2 minutes 
 Anodization 
11 Assemble wafer on the sample holder  
12 Complete wiring the circuit with power supply 
13 Turn on the power supply, adjust voltage to 6V to get 40mA show on multimeter 
14 Leave it for 20 minutes 
15 Selective anodization result is shown in Figure 3.5 
 
Table 3.4: Selective anodization procedures by using      plus 3012PR as a mask 
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Figure 3.5: SEM cross section view of PS membrane with      plus 3012PR as a mask 
As shown in Figure 3.5, the region that was protected by silicon dioxide formed 
no PS membrane; on the other hand, the region which was exposed to HF plus DMF 
solution created an approximately 20µm thick PS membrane. Figure 3.5 however only 
shows a small fraction of PS membranes, only a few microns deep; the majority of the PS 
membrane detached when the wafer was cut. 
Although HF etches silicon dioxide, the experiment proves that silicon dioxide 
can protect the silicon substrate until it dissolves during the anodization process. Based 
on this experiment, another sample wafer was prepared according to the steps 1-13 in 
Table 3.4 and anodized for 150 minutes in order to obtain through-wafer PS membrane. 
Figure 3.6 shows the anodization results. 
 
 
35 
 
     
                  (a) Top view 
 
(b) SEM cross section view of PS membrane  (c) Schematic drawing of anodized sample  
                                                                                         wafer cross section view 
     Figure 3.6: Experimental results of selective anodization with      plus 3012PR as a mask 
 A non-uniform current distribution was found in the experiment as shown in 
Figure 3.6. Regions at the edge of a pattern received higher current density continuously, 
which resulted in a higher etching rate. Figure 3.6 (b) shows that the edge of a pattern 
formed a 96.7µm thick PS membrane; however, the center of the pattern only formed a 
91.5µm PS membrane. As the etching progressed, a small quantity of through holes 
formed at the edge of the pattern. As a result, pores ceased growing in the interior area 
due to etching current leaks through the holes at the edge.  
 A method to improve the non-uniform current crowding issue is required in order 
to obtain through-wafer PS membrane for integrated meta-material device applications. 
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3.2 Formation of selective free-standing through-wafer PS membrane (SFTPSM) 
 As silicon dioxide was found to be an efficient material as the mask layer for 
selective anodization through experimentation, the remaining task in this work was to 
solve hindrances in forming SFTPSM. As mentioned in the previous section, one of the 
most difficult complications is the etching rate non-uniformity due to current crowding. 
As non-uniform current distribution was impossible to avoid using the annodization 
approach in this work, several adjustments are examined in this work in order to form 
SFTPSM with the non-uniform etching rate. 
3.2.1 Sacrificial wafer 
J. Zheng et al. [38] proposed adding a sacrificial wafer in contact with the 
backside of the device wafer to absorb the non-uniform current during the anodization 
process. Figure 3.7 below shows their experimental setup. Due to the tight contact, the 
device and sacrificial wafers are considered as one wafer in the anodization process; 
therefore, PS formation will continuously grow into the sacrificial wafer after passing 
through the bottom surface of the device wafer.  A pre-structured through-wafer PS 
membrane with 520   thickness was formed in their work. The diameter of the 
macropores is at minimum 3.2   , and the wall between macropores is about 0.7   
[38]. The specific devices in this work require an average diameter of macropores less 
than 3   and average distance between macropores near 0.5  . Therefore, the pre-
structured process using KOH, which is described in J. Zheng et al. [38], will not be 
adopted.   
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Figure 3.7: Schematic drawing of the setup in J. Zheng et al. [38] 
 To solve the non-uniform etching rate adopting part of the method from J. Zheng 
et al., first a 100   thick DSP device wafer was chosen. 0.3mm squares were patterned 
on the wafer by using SU8-2005 PR and a 375   Single Side Polished (SSP) wafer with 
600nm gold evaporated on the backside was used as the sacrificial wafer. This structure 
was then attached to the back of the device wafer for anodization. Figure 3.8 below is a 
sketch of the wafer sample before anodization process, and Figure 3.9 shows the result 
after 179 minutes anodization at 11V.  
 
Figure 3.8: Sketch of wafer sample before anodization 
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(a) SEM cross section view at center               (b) SEM cross section view at the edge     
     Figure 3.9: SEM cross section view of PS membrane with sacrificial wafer structure      
 As seen from Figure 3.9, the edge of the pattern formed through holes, yet in the 
center 20   of the silicon substrate remained unetched. According to J. Zheng et al. 
[38], with the addition of a sacrificial wafer, the PS formation at the center of the device 
wafer should persist regardless of holes at the edges. Though from this experiment, 50 
minutes of over etching did not yield the expected results. A probable cause was the 
contact boundary between the device wafer and sacrificial wafer lacking sufficient 
contact, thus leaking current through the holes at the edge. 
 Wafer bonding can be used to increase the adhesion between the device wafer and 
sacrificial wafer, yet separating the two wafers after annodization will be problematic. 
More investigation is required for incorporation of sacrificial wafer structures to form 
free standing through wafer PS membrane.  
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3.2.2 Small gold pattern on backside of device wafer 
As described in section 3.2.1, the sacrificial wafer structure was not able to form 
SFTPSM successfully due to the insufficient contact between device and sacrificial 
wafers; thus, a new approach was examined in this work.   
In most anodization experiments that described so far, a layer of gold was 
persistently evaporated on the entire backside of the device wafer. This achieved good 
conductivity with the platinum anode. As discussed in section 3.1.3, a high current 
density results in a faster etching rate; therefore, if the device area on the wafer would 
receive a higher current density than other regions, through wafer PS membrane can be 
formed before holes at the edge leak the current. Theoretically, to create these higher 
current densities, gold can be patterned on the layer so that only device regions have a 
backside gold contact as opposed to the entire backside being coated. Figure 3.10 shows a 
schematic drawing of this approach. It requires an additional mask in order to pattern the 
backside gold layer accordingly. Before attempting to create through holes through this 
method, a test wafer was examined in order to confirm the faster etch rate of selective 
gold patterns.   
 
Figure 3.10: Schematic drawing of device wafer with individually gold pattern on the back 
 A 1cm
2
, 375   thick, sample wafer with no pattern on the front side was used in 
the experiment with a 1mm
2
 gold section patterned on the center of the backside of the 
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wafer. This sample wafer was then anodized at 10V for 80 minutes. Figure 3.11 below 
gives the anodization result.  
 
(a) SEM cross section view  
 
(b) hole depth at the center                   (c) hole depth at the edge 
Figure 3.11: SEM images of anodization sample with 1mm
2
 square Au contact on the back 
This resulted in a PS membrane formed on the entire sample wafer. From the 
SEM images shown in Figure 3.11, the deepest holes are approximately 17.5   at the 
center of the sample wafer, and then gradually decreased to 11.4   and then 0   near 
the fringe. The distance between the 17.5   and the 11.4   deep PS is about 1500   
as shown in Figure 3.11(a). By symmetry, a total 3000   distance has 17.5   to 
11.4   depth holes. This is 3 times bigger than the gold contact size on the backside of 
the sample wafer. More importantly, the etching rate above the gold contact area is not 
41 
 
very significant compared to other regions; ultimately, this method cannot help to form 
SFTPSM. 
3.2.3 Double side anodization 
 A novel double side anodization was conducted in this work to produce through 
wafer PS membrane. Two 100   thick, bare silicon wafers were used in this experiment. 
The first sample wafer was anodized on the front side of wafer for 60 minutes and for 26 
minutes on the backside. The second sample wafer was anodized for 60 minutes on the 
front side and for 99 minutes on the backside. The anodization results are showed in 
Figure 3.12. 
 
           (a) sample #1                         (b) sample #2                               (c) zoom in view 
              Figure 3.12: SEM cross section images of double side anodization samples 
 The experimental results show that a thick layer of silicon substrate persisted 
between the front and back side anodized PS membrane, regardless of time etched. A 
longer anodization period additionally resulted in nano-dimensional cubic anomalies 
developing within the pores, as shown in Figure 3.12c. Therefore, this double-sided 
annodization technique was not suitable for this work. 
 
42 
 
3.2.4 Pre-structured anodization by using              (126:60:5) solution 
 Isotropic wet etching forms a spherical shape profile on the substrate as shows in 
Figure 3.13. This figure demonstrates that the edges of the pattern have a smooth arc 
angle due to undercutting. This characteristic can theoretically be used in the anodization 
process to prevent the edges developing through holes before the center area. 
 
Figure 3.13 Isotropic wet etching profile [39] 
 A pre-structured procedure is needed to form the spherical shape on the silicon 
substrate before anodization. The spherical shape will direct the formation of PS 
membranes accordingly during anodization.               (126:60:5) is a standard 
solution to etch silicon; therefore, it was chosen in this experiment to pre-structure the 
device wafer. 3012 and SU8 PR were used as a mask layer for the isotropic wet etching 
process; however, both of the PR types detached from the substrate after 15 minutes of 
etching, providing less than 10   of removed silicon in this period. The short lifetime of 
the PR will not provide significant improvement on the edges of a pattern when 125 
minutes anodization is conducted. To remedy this problem, a gold mask was developed 
for the pre-structure procedure. 0.5   gold was evaporated on the front side of a 100   
thick sample wafer, and then patterned to form 1mm diameter open circles. Subsequently, 
the patterned wafer was soaked the               (126:60:5) solution for 61 
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minutes. A profiolmeter measurement shows that 31.7   silicon was etched off. The 
wafer then anodized at 12V for 120 minutes. Figure 3.14 shows the anodization result. 
 
Figure 3.14: SEM of Pre-structured anodization by using               (126:60:5) solution 
As shown in Figure 3.14, the profile pre-structured by silicon etching didn’t form 
a spherical shape. A “bow” shape profile resulted due to the higher etch rate at the edges 
than in the center.  
Considering the profile above is nearly a symmetric image, a 50% reduction in the 
pattern size by shifting the two corners into the middle could produce the desired 
spherical shape. With this concept in mind, a 10   x 10   open square pattern was 
chosen for further examination.  
A detail procedure of forming a spherical profile on silicon substrates by means of 
a 10   x 10   open squares mask is described in Table 3.5.  
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No. Process description 
 Wafer preparing 
1 Evaporate 100   Ti and 2000   Au on the front side of silicon wafer 
2 Coat PMGI SF11 (30 seconds spin at 4000rpm, ramp 200) 
3 2 minutes 200  hot plate bake 
4 Cool wafer  
5 Coat 1805 PR through (30 seconds spin at 4000rpm, ramp 200) 
6 75 seconds 110  hot plate bake 
7 Cool wafer 
8 Expose 1805 PR with mask (1.9 seconds exposure on MA6 Mask Aligner) 
9 Develop 1805 30 seconds with 351:DI (5:1) and rinse with DI water 
10 Inspect photoresist to make sure features are fully opened 
11 200 seconds deep UV expose 
12 120 seconds develop with SAL-101 developer and rinse with DI water 
13 Inspect photoresist to make sure features are fully opened 
14    plasma ash 2 minutes 
15 30 seconds acetone spray and 30 seconds IPA spray at 500rpm to strip 1805PR 
16 2 minutes soak in 1165 stripper at 90  to strip PMGI 
17 Rinse with DI water 
18    plasma ash 4 minutes 
 Wet etching procedure 
19 Soak the wafer into                (126:60:5) solution for 92 minutes 
20 Wet etching result is shown in Figure 3.14 
 
Table 3.5: Wet etching procedures by using 10   x 10   open squares gold mask 
 
 
Figure 3.15: SEM of wet etching profile by using 10   x 10   open squares gold mask 
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Figure 3.15 displays that the edge of the gold mask has a faster etching rate than 
the center. The experimental results conclude that gold reacts with the silicon substrate 
during wet etching procedure producing undesired results; thus, gold is not a good 
candidate for mask layer in this case. 
3.2.5 Pre-structured anodization by using KOH process 
Figure 3.14 shown in section 3.2.4 indicate the PS membrane formation follows 
the pre-structured silicon profile accordingly. If an ideal wet etching spherical profile is 
created in silicon substrate, large area of through wafer PS membrane will be formed at 
the center of the pattern. In order to obtain the spherical wet etching profile, a KOH 
process is introduced in this section.   
KOH is a typically anisotropic etching solution, used to etch silicon substrates. 
D.W. de Lima Monteiro et al. [40] has obtained a spherical profile on silicon substrates 
by using KOH anisotropic etching. In this work, a similar procedure was conducted to 
pre-structure the device wafer to achieve SFTPSM.  
Considering large pattern size mask results higher chance to get the “bow” shape 
wet etching profile as described in section 3.2.4, a 0.4mm diameter open circles mask 
was chosen this time. A 375   thick silicon wafer was used in this experiment. The 
detailed procedure is shown in Table 3.6 below, a pre-structure profile by 55 minutes 
KOH process is shown in Figure 3.16, and the anodization results are shown in Figure 
3.17. 
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No. Process description 
 Pattern the wafer 
1 
PECVD 2         on the front side of the sample wafer, and 3         on the 
backside of the sample wafer 
2 Coat 3012PR through (30 seconds spin at 4000rpm, ramp 200) 
3 1 minute 95  hot plate bake 
4 Expose 3012PR with mask (4 seconds exposure on MA6 Mask Aligner) 
5 Post expose bake 1 minute 95  hot plate bake 
6 Develop 3012PR 30 seconds with 351:DI (5:1) and rinse with DI water 
7 Inspect photoresist to make sure features are fully opened 
8    plasma ash 2 minutes 
 Etch off      
9 Immersion the sample into BOE:DI (1:1) for 10 minutes  
 Pre-structure for spherical profile 
10 Remove 3012PR by acetone spray and 9 minutes    plasma ash 
11 KOH the sample for 120 minutes at 85  
12 
Immersion the sample into BOE:DI (1:1) for 20 minutes to remove front and back 
       
13 KOH the sample for another 20 minutes at 85  
14 Measure the depth of the pattern (160    depth was obtained) 
 Anodization 
15 Assemble wafer on the sample holder  
16 Complete wiring the circuit with power supply 
 
Turn on the power supply, adjust voltage to 32.1V to get 40mA show on 
multimeter 
17 Leave it anodization for 285 minutes 
18 Selective anodization result is shown in Figure 3.16 
 
         Table 3.6: Pre-structured anodization procedure by using KOH process 
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Figure 3.16: Pre-structure profile by 55 minutes KOH process 
Figure 3.16 shows a pre-structured profile created by a 55 minutes KOH process. 
Approximately 6.3   of difference between the center and edges of the pattern was 
produced. According to the calculation, a 140 minute KOH process in the experiment 
should form approximately 16   difference between the center and edges of the pattern. 
This allows sufficient time for through holes to be formed at the center region of the 
device area before the edges.    
 
               (a) SEM cross section                             (b) Zoom in cross section view 
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     (c) SEM bottom view of PS membrane                   (d) Zoom in bottom view 
          Figure 3.17: SEM images of pre-structured anodization result by KOH process 
Figure 3.17 shows SEM images of SFTPSM are formed through pre-structured 
KOH process. The pit that is shown in Figure 3.17(a) is the device area, which only has 
the through holes PS membrane. A thin layer of silicon substrate is on other regions cross 
the wafer as expected. There are three layers of PS membrane are shown in Figure 
3.17(b). That is caused by three times anodization with different current density and time 
period during the experiment. To avoid this, simply anodize the sample wafer once 
instead of multiple times. Figure 3.17(c) shows the back side of the anodized sample 
wafer. There is a small region of silicon substrate remains in the device region. This is 
because an uneven surface was created during the KOH process that described in step 13 
in Table 3.5. A simple solution to solve this problem is to grow a thicker layer of      on 
the back of the sample wafer. That will ensure there is still a layer of      to protect the 
backside surface until the final KOH process is done. Subsequently, the layer of      can 
be removed by BOE: DI (1:1) solution. In this case, the backside of the wafer will always 
has a smooth surface before the anodization process.  
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Figure 3.17(d) shows that the average diameter of the pores is 1.88   and the 
average wall space between pores is approximately 0.67  , which satisfy the 
requirements for fabricating integrated metamaterials. 
3.3 Summary 
In the first part of this chapter, three types of non-conductive mask materials (SU8 
PR,        , and     ) were investigated to achieve selective anodization.      was 
examined as the most efficient mask material for the task. Five different approaches were 
discussed in the chapter to obtain free standing through wafer PS membrane.  The pre-
structured anodization with KOH process and using      as a mask layer ultimately 
accomplished the formation of selective free standing through wafer PS membrane. 
Experimental results show the average diameter of the pores is 1.88   and the average 
wall space between pores is about 0.67  . 
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Chapter 4 Conclusion and Future Works 
4.1 Conclusions 
Meta-materials are very promising materials for a diverse range of applications in 
electronics, optics, and biosensors, due to its unique EM properties. To date, the 
dimensions of meta-materials are nearly in the millimeter range. In order to utilize meta-
materials in on-chip RF devices, a procedure for integrating meta-materials into silicon-
based, micron dimensional devices is required.  
In this work, a novel methodology for producing integrated meta-materials by 
using PMWA was discussed, verifying the plausibility of the approach. SFTPSM is the 
key parameter to form the meta-materials. Fabricating SFTPSM proved troublesome due 
to current crowding during the anodization process. To rectify this problem, research into 
different types of mask materials were investigated to achieve selective anodization. Five 
different approaches were discussed in order to obtain through-wafer PS membrane to 
counter the current non-uniformity issue. Experimental results showed that silicon 
dioxide was a sufficient mask material to achieve local anodization in HF plus DMF 
solution. A pre-structured anodization by using KOH process could obtain through-wafer 
PS membrane over a large area. As a result, SFTPSMs with an average 1.88μm pore 
diameter and 0.67μm wide pore walls were demonstrated successfully on 375μm thick 
silicon wafers. 
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One immediate possibility for the free-standing through-wafer PS membrane is in 
the application for micro-lithium batteries, improving its storage capacity. Beyond that, 
the success of obtaining SFTPSMs indicate a great possibility to develop integrated meta-
material in the near future. 
4.2 Future work 
In order to get SFTPSMs, the pre-structured KOH process is the most important 
step to overcome the current crowding issue for the anodization; however, current pre-
structured anodization results in unevenly distributed SFTPSMs across the wafer 
samples. Therefore, future research work on this topic should focus on standardization of 
the SFTPSM fabrication by improving the following aspects of the process: 
4.2.1 KOH pre-structure to form ideal “bowl” profile in silicon substrate 
 More investigation is needed on the pre-structuring process by KOH solution in 
order to form an ideally spherical concave in silicon substrate. According to D.W. de 
Lima Monteiro et al. [40], in silicon substrates, KOH etchant etches (411) planes faster 
than (111) planes; therefore, a pyramidal pit in silicon wafer will eventually transform 
into a spherical profile in KOH process as showed in Figure 4.1.  
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Figure 4.1: KOH etching a maskless pyramidal pit into a spherical concave [40] 
An investigation on the etching rate and the relationship between the initial pit 
dimension and the final spherical dimension is required in order to form an ideal profile 
to meet the application in this work.   
4.2.2 Design a pre-structure mask  
 As the KOH pre-structure process is standardized, a pre-structure mask should be 
designed according to each device’s dimensions. In this way, it does not only ensure the 
through-wafer PS membrane will locate at the device region, but also minimize 
unnecessary influence outside of device region when fabricating the meta-material.  
4.2.3 Backside protection of the silicon wafers 
 From the lessons learned in this research work, a backside protection layer for the 
silicon substrate is required during the entire KOH process. One of the biggest reasons 
why SFTPSMs were formed unevenly cross the sample wafer is due to uneven surface of 
the wafer backside after the KOH process, as shown in Figure 4.2. In the experiments in 
this work, a 3μm silicon dioxide layer was grown on the backside of the sample wafer 
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through PECVD. However, due to the pin holes in silicon dioxide and 140 minutes long 
KOH process, the protection layer of silicon dioxide was gone, allowing the formation of 
variously sized squares. Some of these squares were as big as 300μm, having a depth of 
approximately 40μm. When pores form and contact the surface of the unwanted squares 
during anodization, preemptive through-wafer holes are formed, causing most of the 
current to leak out. Uniform through-wafer holes cannot be obtained on account of the 
current no longer reaching the remaining device region.   
 
Figure 4.2: Backside of the silicon wafer after KOH process 
 One solution to this problem is through the use of thermally grown silicon dioxide 
as the protection layer for the backside of the wafer; the thermal dioxide has a lower 
etching rate in the KOH solution than PECVD oxide. Additionally no pin holes are 
formed when using a thermal oxide. The new approach can ensure the backside of the 
wafer is smooth before the anodization process.   
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APPENDIX 
 
Table A-1: Device mask designs by using Advanced Design System (ADS) software 
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Table A-2: SEM images of PS with different current density 
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Table A-3: SEM images of PS with 3012PR mask 
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